## ELECTRIC QUANTITY MEASURING INSTRUMENT

Patent Number:

JP8032506

Publication date:

1996-02-02

Inventor(s):

KAKUMA HIDEMITSU

Applicant(s)::

MATSUSHITA ELECTRIC IND CO LTD

Requested Patent:

☐ JP8032506

Application

JP19940161184 19940713

Priority Number(s):

IPC Classification:

H04B7/26; H04Q7/38

EC Classification:

Equivalents:

## **Abstract**

PURPOSE:To calculate an accurate battery charge amount by holding a voltage of the battery before a radio equipment conducts transmission/reception for the transmission/reception execution period so as to detect the voltage in an optional timing regardless of the transmission reception timing of the radio equipment

CONSTITUTION: A voltage of a battery 1 is detected by a voltage detection circuit 2, and it includes a voltage drop in an internal resistance of the battery due to a large current caused at transmission in voltage drop in an internal resistance of the battery due to a large current caused at transmission is addition to a voltage drop through the current consumption as a whole. Furthermore, the transmission is addition to a voltage drop through the current consumption as a whole. Furthermore, the transmission is addition to a voltage drop through the current for each prescribed time in a radio output of a time division multiplex communication equipment 6 and a comparatively large current is supplied from the battery 1, the voltage drop in equipment 6 and a comparatively large current is supplied from the battery 1, the voltage drop in equipment 6 till its end. Then the output of the circuit 2 is pulsative as response to the internal resistance is caused, resulting that an output of the circuit 2 to an A/D converter shown in broken lines. A sample-and-hold circuit 3 provides an output of the circuit 2 is kept before the timing 4 when a timing signal (a) is at a low level and an output voltage of the circuit 2 is kept before the timing 4 when a timing signal (a) is at a low level and an output voltage of the circuit 3 is made signal reaches a high level and fed to the A/D converter 4. Then the output of the circuit 3 is made signal reaches a high level and fed to the A/D converter 4. Then the output of the circuit 3 is made

Data supplied from the esp@cenet database - I2